Post Classifieds

ASIC Physical Design Engineering Intern (Milwaukee)

Upload Resume (optional)

By clicking this button,
you agree to the terms of use


Hewlett Packard Enterprise


ASIC Physical Design Engineering Intern:At Hewlett Packard Enterprise (HPE) we bring together the brightest minds to create breakthrough technology solutions and advance the way people live and work. Our legacy inspires us as we forge ahead dedicated to helping our customers make their mark on the world.Learning does not only happen through training. Relationships are among the most powerful ways for people to learn and grow, and this is part of our HPE culture. In addition to working alongside talented colleagues, you will have many opportunities to learn through coaching and stretch assignment opportunities. You'll be guided by feedback and support to accelerate your learning and maximize your knowledge. We also have a \"reverse mentoring\" program which allows us to share our knowledge and strengths across our multi-generation workforce.A VLSI (very large-scale integration) engineer at HPE designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems. This position is for an ASIC Physical Design Engineering Intern who will work as part of a team that develops and uses our infrastructure and vendor tools to take synthesized RTL Verilog gate level netlists and perform all of the back-end physical design steps that are required to get to a tape release quality design. The resulting data base may be delivered to an ASIC partner to be sent to a foundry for fabrication. This engineer will work to achieve all required timing quality of results and work to fix all violations to achieve clean results using our sign off criterion.This position could also involve various other infrastructure and Physical Design tasks to help the team meet our schedule goals.Responsibilities:* Verify that all ASIC logic follows the rules specified by our ASIC partner.* ASIC partner interactions.* EDA tools vendor interactions.* Achieve required timing quality of results.* Fix all violations* Produce sign off tools clean results.* Collaborates and communicates with management and internal partners regarding design status, project progress, and issue resolution.* Participates as a member of project team of other VLSI engineers and internal and outsourced development partners to develop reliable, cost effective and high quality solutions for VLSI prototypes and products.Education and Experience Required:High School Degree and 3rd Year of University completed--typically a technical degree specialization.We offer:* A competitive salary and extensive social benefits* Diverse and dynamic work environment* Work-life balance and support for career development* An amazing life inside the element! Want to know more about it?Then let's stay connected! Level:N/AHewlett Packard Enterprise is EEO F/M/Protected Veteran/ Individual with Disabilities.HPE will comply with all applicable laws related to the use of arrest and conviction records, including the San Francisco Fair Chance Ordinance and similar laws and will consider for employment qualified applicants with criminal histories.
Associated topics: catia, chip, digital, engg, engineer i, hardware engineer, ic, pcb, plc, semiconductor
Posted Date

Listing ID
Upload Resume (optional)

By clicking this button,
you agree to the terms of use

Related MATC Times Jobs Listings



Log In

or Create an account

Employers & Housing Providers

Employers can list job opportunities for students

Post a Job

Housing Providers can list available housing

Post Housing

Log In

Forgot your password?

Your new password has been sent to your email!

Logout Successful!

Please Select Your College/University:

You just missed it! This listing has been filled.

Post your own housing listing on Uloop and have students reach out to you!

Upload An Image

Please select an image to upload
Note: must be in .png, .gif or .jpg format
Provide URL where image can be downloaded
Note: must be in .png, .gif or .jpg format